Abstract-In digital circuits, metastability can cause deteriorated signals that neither are logical 0 nor logical 1, breaking the abstraction of Boolean logic. Synchronizers, the only traditional countermeasure, exponentially decrease the odds of maintained metastability over time. We propose a fundamentally different approach: It is possible to deterministically contain metastability by fine-grained logical masking so that it cannot infect the entire circuit. At the heart of our approach lies a time-and value-discrete model for metastability in synchronous clocked digital circuits, in which metastability is propagated in a worst-case fashion. The proposed model permits positive results and passes the test of reproducing Marino's impossibility results. We fully classify which functions can be computed by circuits with standard registers. Regarding masking registers, we show that more functions become computable with each clock cycle, and that masking registers permit exponentially smaller circuits for some tasks. Demonstrating the applicability of our approach, we present the first fault-tolerant distributed clock synchronization algorithm that deterministically guarantees correct behavior in the presence of metastability. As a consequence, clock domains can be synchronized without using synchronizers, enabling metastability-free communication between them.
INTRODUCTION
A classic image invoked to explain metastability is a ball "resting" on the peak of a steep mountain. In this unstable equilibrium the tiniest displacement exponentially self-amplifies, and the ball drops into a valley. While for Sisyphus metastability admits some nanoseconds of respite, it fundamentally disrupts operation in VLSI circuits by breaking the abstraction of Boolean logic.
In digital circuits, every bistable storage element can become metastable. Metastability refers to volatile states that usually involve an internal voltage strictly between logical 0 and 1. A metastable storage element can output deteriorated signals, e.g., voltages stuck between logical 0 and logical 1, oscillations, late or unclean transitions, or otherwise unspecified behavior. Such deteriorated signals may violate timing constraints or input specifications of gates and further storage elements. Hence, deteriorated signals may spread through combinational logic and drive further bistables into metastability. While metastability refers to a state of a bistable, we refer to the above mentioned deteriorated signals as "metastable" for the sake of exposition.
Unfortunately, any way of reading a signal from an unsynchronized clock domain or performing an analog-todigital or time-to-digital conversion incurs the risk of a metastable result; no physical implementation of a non-trivial digital circuit can deterministically avoid, resolve, or detect metastability [1] .
Traditionally, the only countermeasure is to write a potentially metastable signal into a synchronizer [2] , [3] , [4] , [5] , [6] , [7] and wait. Synchronizers exponentially decrease the odds of maintained metastability over time [6] , [7] , [8] : In this unstable equilibrium the tiniest displacement exponentially self-amplifies and the bistable resolves metastability. Put differently, the waiting time determines the probability to resolve to logical 0 or 1. Accordingly, this approach delays subsequent computations and does not guarantee success.
We propose a fundamentally different approach: It is possible to contain metastability by fine-grained logical masking so that it cannot infect the entire circuit. This technique guarantees a limited degree of metastability in-and uncertainty about-the output. At the heart of our approach lies a model for metastability in synchronous clocked digital circuits. Metastability is propagated in a worst-case fashion, allowing to derive deterministic guarantees, without and unlike synchronizers.
The Challenge. The problem with metastability is that it fundamentally disrupts operation in VLSI circuits by breaking the abstraction of Boolean logic: A metastable signal can neither be viewed as being logical 0 or 1. In particular, a metastable signal is not a random bit, and does not behave like an unknown but fixed Boolean signal. As an example, the circuit that computes :x _ x using a NOT and a binary OR gate may output an arbitrary signal value if x is metastable: 0, 1, or again a metastable signal. Note that this is not the case for unknown, but Boolean, x. The ability of such signals to "infect" an entire circuit poses a severe challenge.
The Status Quo. The fact that metastability cannot be avoided, resolved or detected, the hazard of infecting entire circuits, and the unpleasant property of breaking the abstraction of Boolean logic have led to the predominant belief that waiting-using well-designed synchronizersessentially is the only method of coping with the threat of metastability: Whenever a signal is potentially metastable, e.g., when it is communicated across a clock boundary, its value is written to a synchronizer. After a predefined time, the synchronizer output is assumed to have stabilized to logical 0 or 1, and the computation is carried out in classical Boolean logic. In essence, this approach trades synchronization delay for increased reliability; it does, however, not provide deterministic guarantees.
Relevance. VLSI circuits grow in complexity and operating frequency, leading to a growing number unsynchronized clock domains, technology becomes smaller, and the operating voltage is decreased to save power [9] . These trends increase the risk of metastable upsets. Treating these risks in the traditional way-by adding synchronizer stagesincreases synchronization delays and thus is counterproductive w.r.t. the desire for faster systems. Hence, we urgently need alternative techniques to reliably handle metastability in both mission-critical and day-to-day systems.
Our Approach. We challenge the point of view that synchronizers are the only solution to metastability and exploit that logical masking provides some leverage. If, e.g., one input of a NAND gate is stable 0, its output remains 1 even if its other input is arbitrarily deteriorated. This is owed to the way gates are implemented in CMOS logic and to transistor behavior under intermediate input voltage levels.
We conclude that it is possible to contain metastability to a limited part of the circuit instead of attempting to resolve, detect, or avoid it altogether. Given Marino's result [1] , this is surprising, but not a contradiction. More concretely, we show that a variety of operations can be performed in the presence of a limited degree of metastability in the input, maintaining an according guarantee on the output.
As an example, recall that in Binary Reflected Gray Code (BRGC) x and x þ 1 always only differ in exactly one bit; each upcount flips one bit. Suppose Analog-to-Digital Converters (ADCs) output BRGC but, due to their analog input, a possibly metastable bit u decides whether to output x or x þ 1. As x and x þ 1 only differ in a single bit, this bit is the only one that may become metastable in an appropriate implementation. Hence, all possible stabilizations are in fx; x þ 1g, we refer to this as precision-1. Among other things, we show that it is possible to sort such inputs in a way that the output still has precision-1.
We assume worst-case metastability propagation and still are able to guarantee correct results. This opens up an alternative to the classic approach of postponing the actual computation by first using synchronizers. Advantages over synchronizers are:
(1) No time is lost waiting for (possible) stabilization.
This permits fast response times as, e.g., useful for high-frequency clock synchronization in hardware, see Section 9 . Note that this removes synchronization delay from the list of fundamental limits to the operating frequency. (2) Correctness is guaranteed deterministically instead of probabilistically.
(3) Stabilization can, but is not required to, happen "during" the computation, i.e., synchronization and calculation happen simultaneously. In [10] our approach has been applied to a Network-on-Chip router: the authors replaced the synchronizers in the receive circuit and replaced it with a metastabilitycontaining state machine implementation, resulting in lower packet delivery time. Separation of Concerns. Clearly, the impossibility of resolving metastability still holds; metastability may still occur, even if it is contained. Hence, a separation of concerns, compare Fig. 1 , is key to our approach.
For the purpose of illustration, consider a hardware clocksynchronization algorithm, which is discussed in more detail in Section 9. We start in the analog world: nodes generate clock pulses. Each node measures the time differences between its own and all other nodes' pulses using Time-toDigital Converters (TDCs). Since this involves entering the digital world, metastability in the measurements is unavoidable [1] . The traditional approach is to hold the TDC outputs in synchronizers, spending time and thus imposing a limit on the operating frequency. But as discussed above, it is possible to limit the metastability of each measurement to at most one bit in BRGC-encoded numbers, where the metastable bit represents the "uncertainty between x and x þ 1 clock ticks," i.e., precision-1.
We apply metastability-containing components to digitally process these inputs to derive digital correction parameters for the node's oscillator. These parameters contain at most one metastable bit, as above accounting for precision-1. We convert them to an analog control signal for the oscillator, translating the metastability to a small frequency offset within the uncertainty from the initial TDC measurements.
In short, metastability is introduced at the TDC, deterministically contained in the digital subcircuit, and ultimately absorbed by the analog control signal.
Our Contribution. In Section 3, we present a rigorous time-discrete value-discrete model for metastability in clocked as well as in purely combinational digital circuits. We consider two types of registers: simple (standard) registers that do not provide any guarantees regarding metastability and masking registers that can "hide" internal metastability to some degree using high-or low-threshold inverters. The propagation of metastability is modeled in a worst-case fashion and metastable registers may or may not stabilize to 0 or 1. Hence, the resulting model allows us to derive deterministic guarantees concerning circuit behavior under metastable inputs.
We demonstrate that the model is not too pessimistic, i.e., that it allows non-trivial positive results. At the same time, we are obligated to verify that it properly reflects the physical behavior of digital circuits, i.e., that it is sufficiently pessimistic. We perform a reality check in Section 5, showing that the physical impossibility of avoiding, resolving, or detecting metastability [1] holds in our model.
Having established some confidence that our model properly reflects the physical world and allows reasoning about circuit design, we turn our attention to the question of computability in Section 6. In Section 6, we analyze what functions are computable by circuits w.r.t. the available register types and the number of clock cycles. Let Fun r M denote the class of functions that can be implemented in r clock cycles; let Fun r S denote the class of functions implementable in r clock cycles of circuits that can only use simple registers. We show that the number of clock cycles is irrelevant for combinational and simple circuits, reflecting the intuition from electrical engineering that synchronous Boolean circuits can be unrolled, but that this is not the case in the presence of masking registers
In Section 7, we fully classify Fun S . Furthermore, we establish the metastable closure, the strictest possible extension of a function specification that allows it to be computed without masking registers.
Section 8 establishes that the closure can be efficiently computed using masking registers. This is exponentially more efficient than the best implementation without masking registers that we are aware of. Moreover, recently the existence of circuits for which implementing the closure without masking registers must incurr an exponential overhead has been shown [11] .
Finally, we apply our techniques to show that an advanced, useful circuit is in reach. We show in Section 9 that all operations required by the widely used [12] , [13] fault-tolerant clock synchronization algorithm of Lundelius Welch and Lynch [14] -max and min, sorting, and conversion between Thermometer Code (TC) and BRGC-can be performed in a metastability-containing manner. Employing the above mentioned separation of concerns, a hardware implementation of the entire algorithm is within reach, providing a deterministic correctness guarantee despite metastable upsets originating in the TDC and without synchronizers. As a consequence, we show that (1) synchronization delay poses no fundamental limit on the operating frequency of clock synchronization and that (2) clock domains can be synchronized without synchronizers. The latter shows that we may eliminate communication across unsynchronized clock domains as a source of metastable upsets altogether.
RELATED WORK
Metastability. The phenomenon of metastability has been studied for decades [6] with the following key results. (1) No physical implementation of a digital circuit can reliably avoid, resolve, or detect metastability; any non-constant digital circuit, including "detectors," can become metastable [1] . ( 2) The probability of an individual event generating metastability can be kept low. Large transistor counts and high operational frequencies, low supply voltages, temperature effects, and changes in technology, however, disallow to neglect the problem [3] . (3) Being an unstable equilibrium, the probability that, e.g., a memory cell remains in a metastable state decreases exponentially over time [6] , [7] , [8] . Thus, waiting for a sufficiently long time reduces the probability of sustained metastability to within acceptable bounds.
Synchronizers. The predominant technique to cope with metastable upsets is to use synchronizers [2] , [3] , [4] , [5] , [6] , [7] , carefully designed [2] , [5] bistable storage elements that hold potentially metastable signals. After a predefined time, the synchronizer output is assumed to have stabilized and the computation is carried out in classical Boolean logic. In essence, this approach trades synchronization delay for increased reliability, typically expressed as MTBF. Synchronizers, however, do not provide deterministic guarantees and avoiding synchronization delay is an important issue [15] , [16] .
Glitch/Hazard Propagation. Metastability-containing circuits are related to glitch/hazard-free circuits, which have been extensively studied since Huffman [17] and Unger [18] introduced them. Eichelberger [19] extended these results to multiple switching inputs and dynamic hazards, Brzozowski and Yoeli extended the simulation algorithm [20] , Brzozowski et al. surveyed techniques using higher-valued logics [21] such as Kleene's 3-valued extension of Boolean logic, and Mendler et al. studied delay requirements needed to achieve consistency with simulated results [22] .
While we too resort to Kleene's 3-valued to model metastability, there are differences to the classical work on hazard-tolerant circuits: (1) A common assumption in hazard detection is that inputs only perform well-defined, clean transitions, i.e., the assumption of a hazard-free input-generating circuitry is made. This is the key difference to metastability-containment: Metastability encompasses much more than inputs that are in the process of switching; metastable signals may or may not be in the process of completing a transition, may be oscillating, and may get "stuck" at an intermediate voltage. (2) Another common assumption in hazard detection is that circuits have a constant delay. This is no longer the case in the presence of metastability; unless metastability is properly masked, circuit delays can deteriorate in the presence of metastable input signals, even if the circuit eventually generates a stable output [23] . This can cause late transitions that potentially drive further registers into metastability. (3) Glitch-freedom is no requirement for metastability-containment. (4) When studying synthesis, we allow for specifications in which outputs may contain metastable bits. This is necessary for non-trivial specifications in the presence of metastable inputs [1] . (5) We allow a circuit to compute a function in multiple clock cycles. (6) Circuits may comprise masking registers [6] .
While static hazards as studied by [17] inherently model different signal behavior than metastable signals, our Theorem 23 shows that similar techniques can be applied in both cases: like in static-hazard-free circuits, covering primeimplicants is a technique to achieve metastability-containment. However, this method potentially leads to exponential size circuits, which was recently proven to be inevitable in general [11] . Sections 8 and 9 demonstrate that metastability-containing circuits are not necessarily large: we present a method that circumvents exponential blow-up by using masking registers, and show that clock synchronization components do not suffer from this blow-up.
OR Causality. The work on weak (OR) causality in asynchronous circuits [24] studies the computation of functions under availability of only a proper subset of its parameters. As an example, consider a Boolean function fðx; yÞ, where fð0; 0Þ ¼ fð0; 1Þ. An early-deciding asynchronous module may set its output as soon as x ¼ 0 arrives at its input, disregarding the value of y. Early-deciding circuits, however, differ from our work because they are neither clocked synchronous designs nor do they necessarily operate correctly in presence of metastable input bits: fð0; MÞ ¼ fð0; 0Þ ¼ fð0; 1Þ does not necessarily hold.
Speculative Computing. To the best of our knowledge, the most closely related work is that by Tarawneh et al. on speculative computing [15] , [16] . The idea is the following: When computing fðx; yÞ in presence of a potentially metastable input bit x, (1) speculatively compute both fð0; yÞ and fð1; yÞ, (2) in parallel, store the input bit x in a synchronizer for a predefined time that provides a sufficiently large probability of resolving metastability of x, and (3) use x to select whether to output fð0; yÞ or fð1; yÞ. This hides (part of) the delay needed to synchronize x.
Like our approach, speculative computations allow for an overlap of synchronization and computation time. The key differences are: (1) Relying on synchronizers, speculative computing incurs a non-zero probability of failure; metastability-containment insists on deterministic guarantees. (2) In speculative computing, the set of potentially metastable bits X must be known in advance. Regardless of the considered function, the complexity of a speculative circuit grows exponentially in jXj. Neither is the case for metastability-containment, as illustrated by several circuits [10] , [25] , [26] , [27] . (3) Our model is rooted in an extension of Boolean logic, i.e., uses a different function space. Hence, we face the question of computability of such functions by digital circuits; this question does not apply to speculative computing as it uses traditional Boolean functions.
Metastability-Containing Circuits. Many of the proposed techniques have been successfully employed to obtain metastability-aware TDCs [26] , metastability-containing BRGC sorting networks [25] , [27] , metastability-containing multiplexers [23] , and metastability-tolerant network-on-chip routers [10] . Simulations verify the positive impact of metastability-containing techniques [10] , [23] , [25] . Most of these works channel efforts towards metastability-containing FPGA and ASIC implementations of fault-tolerant distributed clock synchronization; this paper establishes that all required components are within reach.
MODEL OF COMPUTATION
IN 0 and IN denote the natural numbers with and without 0. We abbreviate ½k :¼ f' 2 IN 0 j ' < kg for k 2 IN 0 . Tuples a; b are concatenated by a b, and given a set S, PðSÞ :¼ fS 0 Sg is its power set.
We propose a time-discrete and value-discrete model in which registers can become metastable and their resulting output signals deteriorated. The model supports synchronous, clocked circuits composed of registers and combinational logic and purely combinational circuits. Specifically, we study the generic synchronous state-machine design depicted in Fig. 2 . Data is initially written into input registers. At each rising clock transition, local and output registers update their state according to the circuit's combinational logic. Fig. 2b shows the circuit's behavior over time: (1) During the first phase, the output of the recently updated local and output registers stabilizes. This is accounted for by the clock-to-output time that can be bounded, except for the case of a metastable register. In this case, no deterministic upper bound exists. (2) During phase two, the stable register output propagates through the combinational logic to the register inputs. Its duration can be upper-bounded by the worst-case propagation delay through the combinational part. (3) In the third phase, the register inputs are stable, ready to be read (sampled), and result in updated local and output register states. The duration of this phase is chosen such that it can account for potential delays in phase (1); this can mitigate some metastable upsets. If the stabilization in phase (1), however, also exceeds the additional time in phase (3), a register may read an unstable input value, potentially resulting in a metastable register.
As motivated, metastable registers output an undefined, arbitrarily deteriorated signal. Deteriorated can mean any constant voltage between logical 0 and logical 1, arbitrary signal behavior over time, oscillations, or simply violated timing constraints, such as late signal transitions. Furthermore, deteriorated signals can cause registers to become metastable, e.g., due to violated constraints regarding timing or input voltage. Knowing full well that metastability is a state of a bistable element and not a signal value or voltage, we still need to talk about the "deterioration caused by or potentially causing metastability in a register" in signals. For the sake of presentation-and as these effects are causally linked-we refer to both phenomena using the term metastability without making the distinction explicit.
Our model uses Kleene's 3-valued logic, a ternary extension of binary logic; the third value appropriately expresses the uncertainty about gate behavior in the presence of metastability. In the absence of metastability, our model behaves like a traditional, deterministic, binary circuit model. In order to obtain deterministic guarantees, we assume worstcase propagation of metastability: If a signal can be "infected" by metastability, there is no way to prevent that.
With the example of metastability-containing multiplexers (CMUXes) we demonstrates our model, and Section 5 ensures that it is not "too optimistic" by proving that it reproduces well-known impossibility results. Concretely, we show that for circuits in our model avoiding, detecting, and resolving metastability is impossible, just as in physical circuits [1] . Clearly, this obliges us to provide evidence that our model has practical relevance, i.e., that it is indeed possible to perform meaningful computations. Surprisingly, the classification derived in Section 7 entails that many interesting functions can be implemented by circuits, which is discussed in Section 9.
In our model circuits are synchronous state machines: Combinational logic, represented by gates, maps a circuit state to possible successor states. The combinational logic uses, and registers store, signal values IB M :¼ f0; 1; Mg. M represents a metastable signal, the only source of non-determinism. The classical stable Boolean signal values are IB :¼ f0; 1g. Let x 2 IB k M be a k-bit tuple. Stored in registers over time, the metastable bits may resolve to 0 or 1. The set of partial resolutions of x is Res M ðxÞ, and the set of metastability-free, i.e., completely stabilized, resolutions is ResðxÞ. If m bits in x are metastable, jRes M ðxÞj ¼ 3 m and jResðxÞj ¼ 2 m , since M serves as "wildcard" for IB M and IB, respectively. Formally
ResðxÞ :
Registers. We consider three types of single-bit registers, all of which behave just like in binary circuit models unless metastability occurs: (1) simple registers which are oblivious to metastability, and (2) registers that mask an internal metastable state to an output of 1 (mask-1) or (3) to 0 (mask-0). Physical realizations of masking registers are obtained by flip-flops with high-or low-threshold inverters at the output, amplifying an internal metastable signal to 1 or 0; see, e.g., Section 3.1 on metastability filters in [6] . A register R has a type (simple, mask-0, or mask-1) and a state x R 2 IB M . R behaves according to x R and its type's nondeterministic state machine in Fig. 3 . Each clock cycle, R performs one state transition annotated with some o R 2 IB M , which is the result of sampling R at that clock cycle's rising clock edge. This happens exactly once per clock cycle in our model and we refer to it as reading R. The state transitions are not caused by sampling R but account for the possible resolution of metastability during the preceding clock cycle. Consider a simple register in Fig. 3a . When in state 0, its output and successor state are both 0; it behaves symmetrically in state 1. In state M, however, any output in IB M combined with any successor state in IB M is possible.
Since our goal is to design circuits that operate correctly under metastability even if it never resolves, we make two pessimistic simplifications: (1) If there are three parallel state transitions from state x to x 0 with outputs 0, 1, M, we only keep the one with output M, and (2) if, for some fixed output o 2 IB M , there are state transitions from a state x to multiple states including M, we only keep the one with successor state M. This simplification is obtained by ignoring the dashed state transitions in Fig. 3 , and we maintain it throughout the paper. Observe that the dashed lines are a remnant of the highly nondeterministic "anything can happen" behavior in the physical world; if one is pessimistic about the behavior, however, one obtains the proposed simplification that ignores the dashed state transitions.
The mask-b registers, b 2 IB, shown in Figs. 3b and 3c, exhibit the following behavior: As long as their state remains M, they output b 6 ¼ M; only when their state changes from M to 1 À b they output M once, after that they are stable.
Gates. We model the behavior of combinational gates in the presence of metastability. A gate is defined by k 2 IN 0 input ports, one output port-gates with k ! 2 distinct output ports are represented by k single-output gates-and a Boolean func-
Each metastable input can be perceived as 0, as 1, or as metastable superposition M. Hence, to determine f M ðxÞ, consider O :¼ ffðx 0 Þ j x 0 2 ResðxÞg, the set of possible outputs of f after x fully stabilized. If there is only a single possible output, i.e., O ¼ fbg for some b 2 IB, the metastable bits in x have no influence on fðxÞ and we set f M ðxÞ :¼ b. Otherwise, O ¼ IB, i.e., the metastable bits can change fðxÞ, and we set f M ðxÞ :¼ M. Observe that this is equivalent to Kleene's 3-valued logic and that f M ðxÞ ¼ fðxÞ for all x 2 IB k . See Table 1 for an AND-gate and an OR-gate. Refer to Fig. 6a for an example of metastability propagation through combinational logic.
Combinational Logic. We model combinational logic as Directed Acyclic Graph (DAG) G ¼ ðV; AÞ with parallel arcs, compare Fig. 4 . Each node either is an input node, an output node, or a gate.
Input nodes are sources in the DAG, i.e., have in-degree 0 and an arbitrary out-degree, and output nodes are sinks 
with in-degree 1, i.e., have in-degree 1 and out-degree 0. If v 2 V is a gate, denote by f v : IB Circuits.
Definition 1 (Circuit).
A circuit C is defined by:
(1) m input registers, k local registers, and n output registers, m; k; n 2 IN 0 . Each register has exactly one type-simple, mask-0, or mask-1-and is either input, output, or local register. (2) A combinational logic DAG G. G has m þ k input nodes, exactly one for each non-output register, and k þ n output nodes, exactly one for each non-input register. Local registers appear as both input node and output node. A meaningful application clearly uses a stable initialization x 0 2 IB kþn ; this restriction, however, is not formally required. Furthermore, observe that Definition 1 does not allow registers to be an input and an output register at the same time. This overlap in responsibilities, however, is often used in digital circuits. We note that we impose this restriction for purely technical reasons; our model supports registers that are read and written-local registers-and it is possible to emulate the above mentioned behavior: If the computation consists of a single round, read from the input and write to the output register. Otherwise, read form the input register in the first round, write and read from local registers in successive rounds, and write to the output register in in the last round. Hence, this formal restriction has no practical implications.
We denote by
the projections of a circuit state to its values at input, local, and output registers, respectively. In fact, the initialization of the output registers, Outðx 0 Þ, is irrelevant, because output registers are never read (see below). We use the convention that for any state s of a circuit, s ¼ InðsÞ LocðsÞ OutðsÞ.
Executions. Consider a circuit C in state s, and let x ¼ InðsÞ LocðsÞ be the state of the non-output registers. Suppose each register R is read, i.e., makes a non-dashed state transition according to its type, state, and corresponding state machine in Fig. 3 . This state transition yields a value read from, as well as a new state for, R. We denote by
the function mapping x to the set of possible values read from non-output registers of C depending on x. When only simple registers are involved, the read operation is deterministic:
In a circuit C with only simple registers,
In the presence of masking registers, x 2 Read C ðxÞ can occur, but the output may partially stabilize: 
Let G be the combinational logic DAG of C with m þ k input and k þ n output nodes. Suppose o 2 IB mþk M is read from the non-output registers. Then the combinational logic of C evaluates to f G ðoÞ, uniquely determined by G and o. We denote all possible evaluations of C w.r.t. x by Eval C ðxÞ
When registers are written, we allow, but do not require, signals to stabilize. If the combinational logic evaluates the new values for the non-input registers to x 2 IB kþn M , their new state is in Res M ð xÞ; the input registers are never overwritten. We denote this by
Observe that this is where metastability can cause inconsistencies: If a gate is read as M and this is copied to three registers, it is possible that one stabilizes to 0, one to 1, and one remains M.
For the sake of presentation, we write Read C ðsÞ, Eval C ðsÞ, and Write C ðsÞ for a circuit state s 2 IB mþkþn M
, meaning that the irrelevant part of s is ignored. 
In each clock cycle, our model determines some successor state of the current state of the circuit; we refer to this as round.
Note that due to worst-case propagation of metastability, the evaluation phase is deterministic, while read and write phase are not: Non-determinism in the read phase is required to model the non-deterministic read behavior of masking registers, and non-determinism in the write phase allows copies of metastable bits to stabilize inconsistently. In a physical circuit, metastability may resolve within the combinational logic; we do not model this as a non-deterministic evaluation phase, however, as it is equivalent to postpone possible stabilization to the write phase.
Let C be a circuit in state s 0 . For r 2 IN 0 , an r-round execution (w.r.t. s 0 ) of C is a sequence of successor states s 0 ; s 1 ; . . . ; s r . We denote by S 
We say that r rounds of C implement f : IB Observe that our model behaves exactly like a traditional, deterministic, binary circuit model if s 0 2 IB mþkþn .
Example. Fig. 5 specifies a circuit and its states, as well as the results of the read, evaluation, and write phases. The input registers are I 1 and I 2 , the only local register is L 1 , and the only output register is O 1 . Regarding register types, the input register I 1 is a mask-0 register and all other registers are simple registers.
The initialization is x 0 ¼ 11, the input is i ¼ MM, and the initial state hence is s 0 ¼ i x 0 ¼ MM11, which is indicated in the upper left entry in Fig. 5b . In the read phase, all non-output registers are read. Since I 2 and L 1 are simple registers, their read deterministically evaluates to M and 1, respectively, by the state machine in Fig. 3a . The mask-0 register I 1 in state M may either be read as 0 and remain in state M, or be read as M and transition to state 1, compare Fig. 3b ; in this case it does the former. So far, we fixed the outcome of the read phase, 0M1, and the follow-up state of the input registers, MM; the other registers are overwritten at the end of the write phase. The evaluation is uniquely determined, a read phase resulting in o evaluates to f G ðoÞ, here, f G ð0M1Þ ¼ MM. We are left with only one more step in this round: The non-input registers are overwritten with some value in the resolution of the evaluation phase's result, in our case with 1M 2 Res M ðMMÞ. Together we obtain the successor state
In the next round, I 1 uses the other state transition, i.e., is read as M, and hence has state 1 in the next round. Hence its state remains fixed in all successive rounds by the state machine in Fig. 3b . The other reads are deterministic, so we obtain o ¼ MM1 as the result of the read phase and successor states 1M for I 1 and I 2 . The evaluation is f G ðoÞ ¼ f G ðMM1Þ ¼ MM the state of L 1 and O 1 is overwritten with some value from Res M ðMMÞ, here by MM. By round r ¼ 2, the result of the read phase is deterministic because the only masking register stabilized, we read o ¼ 1MM, and evaluate to 1M. The remaining non-determinism is whether to write 1M or some stabilization thereof. We examine the case that 10 is written.
Rounds r ! 3 now are entirely deterministic. The only possible read is 1M1, which evaluates to f G ð1M1Þ ¼ 11, fixing the result of the write phase to 11. Further rounds are identical, the only metastable register, I 2 , remains metastable but has no impact on the evaluation phase as the OR gate always receives input 1 from I 2 and hence masks the metastable input.
Metastability-Containing Multiplexers. We demonstrate the model by developing a CMUX. Despite its simplicity, it demonstrates our concept, and is a crucial part of the more complex metastability-containing components required for the clock synchronization circuit outlined in Section 9.2 [25] , [26] , [27] . From a broader perspective, this shows that our model, especially the worst-case propagation of metastability, is not "too pessimistic" to permit positive results. We show in Section 5 that it is not "too optimistic," either.
Prior to discussing improved variants, let us examine a standard Multiplexer (MUX). A (k-bit) Multiplexer (MUX) is a circuit C with 2k þ 1 inputs, such that C implements 
where we use k ¼ 1 for the sake of presentation. In the case of a stable select bit s, it determines whether to output (some stabilization 
We call such a circuit (k-bit) Metastability-Containing Multiplexer (CMUX). Circuit C CMUX1 in Fig. 6a implements (20) : The problematic case of s ¼ M and a ¼ b ¼ 1 is handled by the third AND-gate which becomes 1, providing the OR-gate with a stable 1 as input, see Fig. 6a .
f CMUX from Equation (20) .
We next show how to implement (20) using a masking register in two rounds of computation. Algorithm 1 specifies the clocked circuit by assignments of logic expressions to registers. The trick is to sequentially read s from a mask-1 register, ensuring that at most one copy of s can be metastable. This guarantees that in the case of s ¼ M and a ¼ b ¼ 1, one of the AND-clauses is stable 1. One may argue that a direct realization of Algorithm 1 in hardware as a clocked state machine may be too large for practical applications. In fact, however, the algorithm has an optimized unclocked realization, that cannot directly be expressed in our synchronous circuit model: The serialization of assignments in Algorithm 1 ensured by the two clock cycles can also be enforced by local delay constraints instead of clock cycles, see Fig. 6b : if the propagation delay from s to the AND-gate with non-negated s input is larger than the gate delay from s to the AND-gate with negated input :s, the circuit exhibits the specified behavior. The delay constraint can be enforced by appropriate routing or insertion of inverters. Note that this implementation scales well with increasing bit widths of a and b, since only the select bit needs to be stored in a masking register.
BASIC PROPERTIES
First consider the combinational logic. Provided with a partially metastable input x, some gates-those where the collective metastable input ports have an impact on the output-evaluate to M. So when stabilizing x bit by bit, no new metastability is introduced at the gates. Furthermore, once a gate stabilized, its output is fixed; stabilizing the input leads to stabilizing the output. 
The proof is by inductively applying the definition of a gate to the DAG's nodes.
Stabilizing the input of the combinational logic stabilizes its output. The same holds for the evaluation phase: If one result of the read phase is x and another is x 0 2 Res M ðxÞ, the combinational logic stabilizes its output to f G ðx 0 Þ 2 Res M ðf G ðxÞÞ. Recall Observations 2 and 3: In state x, simple registers are deterministically read as x, and masking registers as some x 0 2 Res M ðxÞ. Hence, the use of masking registers might partially stabilize the input to the combinational logic and, by Lemma 6, its output. The same stabilization can also occur in the write phase. This implies that Write C is not influenced by the register types.
Lemma 7. Consider a circuit C in state s. Let C S be a copy of C that only uses simple registers, and x ¼ InðsÞ LocðsÞ the projection of s to the non-output registers. Then
Proof. In C S , we have Read Carefully note that the write phase only affects non-input registers; input registers are never written. Hence, Lemma 7 does not generalize to multiple rounds: State transitions of input registers in the read phase affect future read phases.
In 1-round executions, however, masking and simple registers are equally powerful, because their state transitions only affect rounds r ! 2 (we show in Section 6 that these state changes lead to differences for r ! 2 rounds).
In contrast, simple and masking registers used as noninput registers behave identically, regardless of the number of rounds: A circuit C in state s r overwrites them regardless of their state. Since Write C ðs r Þ is oblivious to register types by Lemma 7, so is Locðs rþ1 Þ Outðs rþ1 Þ for a successor state s rþ1 of s r .
Corollary 9. Simple and masking registers are interchangeable when used as non-input registers.
Consider a circuit C in state s, and suppose x 2 Read C ðsÞ is read. Since the evaluation phase is deterministic, the evaluation y ¼ f G ðxÞ 2 Eval C ðsÞ is uniquely determined by x and C. Recall that we may resolve metastability to We show in Section 7 that Corollary 10 generalizes to multiple rounds of circuits with only simple registers. This is, however, not the case in the presence of masking registers, as demonstrated in Section 6.
Lemmas 6 and 7 apply to the input of circuits: Partially stabilizing an input partially stabilizes the possible inputs of the combinational logic, and hence its evaluation and the circuit's output after one round. 
Proof. Let x 0 be the initialization of C, s ¼ i Finally, note that adding rounds of computation cannot decrease computational power, i.e., result in less functions being implementable, since a circuit determining x in r rounds can be transformed into one using r þ 1 rounds by buffering x for one round. Furthermore, allowing masking registers does not decrease computational power. 
REALITY CHECK
We demonstrated that our model permits the design of metastability-containing circuits. Given the elusive nature of metastability and Marino's impossibility result [1] , nontrivial positive results of this kind are surprising, and raise the question whether the proposed model is "too optimistic" to derive meaningful statements about the physical world. Put frankly, a reality check is in order!
In particular, Marino established that no digital circuit can reliably (1) avoid, (2) resolve, or (3) detect metastability [1] . It is imperative that these impossibility results are maintained by any model comprising metastability. We show in Theorem 16 and Corollaries 17 and 18 that (1)- (3) are impossible in the model proposed in Section 3 as well. We stress that this is about putting the model to the test rather than reproducing a known result.
We first verify that avoiding metastability is impossible in non-trivial circuits. Consider a circuit C that produces different outputs for inputs i 6 ¼ i 0 . The idea is to observe how the output of C behaves while transforming i to i 0 bit by bit, always involving intermediate metastability, i.e., switching the differing bits from 0 to M to 1 or vice versa. This can be seen as a discrete version of Marino's argument for signals that map continuous time to continuous voltage [1] . Furthermore, the bit-wise transformation of i to i 0 , enforcing a change in the output in between, has parallels to the classical impossibility of consensus proof of Fischer et al. [28] ; our techniques, however, are quite different. The following definition formalizes the step-wise manipulation of bits. ðiÞ and x ðiþ1Þ differ in exactly one bit, and (3) this bit is metastable in either x ðiÞ or x ðiþ1Þ . For i 2 ½', we call the differing bit the pivot from i to i þ 1 and P i its corresponding pivotal register.
Definition 13 (Pivotal Sequence
Carefully note that we do not use pivotal sequences as temporal sequences of non-output register states and circuit successor states; the bit-wise manipulation does not happen over time, instead, we aim at examining closely related circuit states.
We begin with Lemma 14 which applies to a single round of computation. It states that feeding a circuit C with a pivotal sequence x of non-output register states results in a pivotal sequence of possible successor states s of the circuit. Hence, if C is guaranteed to output different results for x ð0Þ and x ð'Þ , some intermediate element of s must contain a metastable output bit, i.e., there is an execution in which an output register of C becomes metastable. We argue about successor states rather than just the output because we inductively apply Lemma We wrap up our results in a compact theorem. It states that a circuit which has to output different results for different inputs can produce metastable outputs. Marino proved that no digital circuit, synchronous or not, can reliably (1) compute a non-constant function and guarantee non-metastable output, (2) detect whether a register is metastable, or (3) resolve metastability of the input while faithfully propagating stable input [1] . Theorem 16 captures (1), and Corollaries 17 and 18 settle (2) and (3), respectively. The key is to observe that a circuit detecting or resolving metastability is non-constant, and hence, by Theorem 16, can become metastable-defeating the purpose of detecting or resolving metastability in the first place. 
Proof. Assume such a circuit C exists and implements f in r rounds. C r ð0Þ \ C r ðMÞ ¼ ;, so applying Theorem 16 to i ¼ 0 and i 0 ¼ M yields that C has an r-round execution with metastable output, contradicting the assumption. t u In summary, our circuit model (Section 3) is consistent with physical models of metastability, yet admits the computation of non-trivial functions that are crucial in constructing complex metastability-containing circuits [25] , [26] , [27] . This gives rise to further questions: (1) Is there a fundamental difference between simple and masking registers? (2) Which functions can be implemented? We study these questions in Sections 6 and 7, respectively.
COMPUTATIONAL HIERARCHY
In this section, we determine the impact of the number of rounds r 2 IN and the available register types on the computational power of circuits, i.e., the set of functions that are implementable by such circuits. Recall that Fun 
We believe this to make a strong case for further pursuing masking registers in research regarding metastability-containing circuits. Simple Registers. It is folklore that binary-valued synchronous circuits can be unrolled such that the output after r 2 IN clock cycles of the original circuit is equal to the output after a single clock cycle of the unrolled circuit. Theorem 19 states that this result also holds in presence of potentially metastable simple registers. Note that-defying intuition-masking registers do not permit this, see Theorem 21.
Theorem 19. Given a circuit C with only simple registers such that r 2 IN rounds of C implement f, one can construct a circuit C 0 such that one round of C 0 implements f.
Proof Sketch. Arrange r copies of the combinational logic of C as in Fig. 7 such that (1) input registers feed all copies of gates they feed in C, (2) local registers become fan-out buffers (gates forwarding their input), and (3) output registers are copied as well, but only the rth copy is relevant. We have C 0 1 ¼ C r because simple registers merely maintain and propagate metastability in the worst case. t u Naturally, the unrolled circuit can be significantly larger than the original one. However, the point is that adding Fig. 7 . Unrolling three rounds of the circuit in Fig. 4 with three gates (gray), and four registers (white). Local registers become fan-out buffers, and early output is ignored.
rounds does not affect the computational power of circuits with simple registers only. M for all r 2 IN. We demonstrate this using a metastability-containing fan-out buffer specified by Equation (27) . It creates r copies of its input bit, at most one of which is permitted to become metastable (27) . To see that f 2 Fun r M , have a circuit C store the input in a mask-0 register, and read one copy of it in each of r rounds. If x 6 ¼ M, r rounds of C generate r stable copies of x. Otherwise x ¼ M and the r outputs are specified by r state transitions of the mask-0 register starting in state M, i.e., behave exactly as specified in (27) .
As for f = 2 Fun rÀ1 M , assume r À 1 rounds of C implement (27) and observe that the input register R can only be read r À 1 times. Since C produces r outputs, two of these outputs have to depend on the same read of R. If that read operation returns M, which is possible even for masking registers, both outputs can become metastable, violating the specification (27) . t u
THE POWER OF SIMPLE REGISTERS
The design of metastability-containing circuits requires a quick and easy check which metastability-containing components are implementable. In this section, we present such a test for circuits without masking registers. First, we present sufficient and necessary conditions for a function to be implementable with simple registers only. Using this classification, we demonstrate how to take an arbitrary Boolean function f : IB m ! IB n and extend it to the most restrictive specification ½f M : IB m M ! PðIB n M Þ, the metastable closure of f, that is implementable. This is an easy process-one simply applies Definition 24 to f.
The way to make use of this is to start with a function f required as component, "lift" it to ½f M , and check whether ½f M is restrictive enough for the application at hand. If it is, one can work on an efficient implementation of ½f M , otherwise a new strategy, possibly involving masking registers, must be devised; in either case, no time is wasted searching for a circuit that does not exist.
Since we discuss functions implementable with simple registers only, recall that the corresponding circuits can be unrolled by Theorem 19, i.e., it suffices to understand C 1 , a single round of a (possibly unrolled) circuit.
Natural Subfunctions.From Corollary 10 and Observation 11, we know that C 1 , the set of possible circuit outputs after a single round, has three properties: (1) its output can be specified bit-wise, (2) each output bit is either 0, 1, or completely unspecified, and (3) stabilizing a partially metastable input restricts the set of possible outputs. Hence C 1 -and by Corollary 20 all circuits using only simple registers-can be represented in terms of bit-wise KV diagrams with values "0, 1, IB M " instead of "0, 1, D" (D for "don't care"). We call such functions natural and show below that f 2 Fun S if and only if f has a natural subfunction. Suppose we ask whether a function f is implementable with simple registers only, i.e., if f 2 Fun S . Since any (unrolled) circuit C implementing f must have C 1 f, Corollary 10 and Observation 11 state a necessary condition for f 2 Fun S : f must have a natural subfunction. Theorem 23 establishes that this condition is sufficient, too. For the ifdirection, we use a technique introduced in [17] for hazardfree circuits: we cover all prime-implicants of f. Proof. For the only-if-direction, suppose that C is a circuit with only simple registers such that C 1 g; by Theorem 19, such a circuit exists. C 1 is bit-wise and closed by Corollary 10, and specific by Observation 11. Hence, choosing f :¼ C 1 yields a natural subfunction of g.
We proceed with the if-direction. Let f g be a natural subfunction of g, and construct a circuit C that implements f. As f is bit-wise, we may w.l.o.g. assume that n ¼ 1. If fðÁÞ ¼ f0g or fðÁÞ ¼ IB M , let C be the circuit whose output register is driven by a CONST0-gate; if fðÁÞ ¼ f1g, use a CONST1-gate. Otherwise, we construct C as follows. Consider f IB : IB m ! ff0g; f1gg given by f IB ðxÞ ¼ f0g if fðxÞ ¼ f0g or fðxÞ ¼ IB M ; and f1g if fðxÞ ¼ f1g:
Construct C from AND-gates, one for each prime implicant of f IB , with inputs connected to the respective, possibly negated, input registers present in the prime implicant. All AND-gate outputs are fed into a single OR-gate driving the circuit's only output register. By construction, C 1 ðxÞ ¼ f IB ðxÞ fðxÞ for all x 2 IB m . To see C 1 f, consider x 2 IB m M n IB m and make a case distinction.
( (30) . Thus, f IB outputs f1g independently from the metastable bits in x, and there is a prime implicant of f IB which relies only on stable bits in x. By construction, some AND-gate in C implements that prime implicant. This AND-gate receives only stable inputs from x, and hence outputs a stable 1. The OR-gate receives that 1 as input and, by definition of gate behavior, outputs stable 1. Hence, C 1 ðxÞ ¼ f1g ¼ fðxÞ. As f is closed, this case distinction is exhaustive. The claim follows as one round of C implements f. t u Theorem 23 is useful for checking if a circuit without masking registers implementing some function exists; its proof is constructive. However, we obtain no non-trivial bound on the size of such a circuit-covering all prime implicants can be exponentially costly in m [29] . While efficient metastability-containing implementations exist [25] , [27] , it is an open question (1) which functions can be implemented efficiently in general, and (2) what the overhead for metastability-containment w.r.t. an implementation oblivious to metastability is. However, we show in Section 8 that it is possible to efficiently implement such a circuit with the help of masking registers.
Metastable Closure. We propose a generic method of identifying and creating functions implementable with simple registers. Consider a classical Boolean function f : IB m ! IB n defined for stable in-and outputs only. Lift the definition of f to ½f M dealing with (partly) metastable inputs analogously to gate behavior in Section 3: Whenever all metastable input bits together can influence the output, specify the output as "anything in IB M ." We call ½f M the metastable closure of f, and argue below that ½f M 2 Fun S . For f : IB 
We generalize (32) By construction, ½f M is bit-wise, closed, specific, and hence natural. 
and thus 9x 0 ; x 00 2 ResðxÞ : fðx 0 Þ i 6 ¼ fðx 00 Þ i ) gðxÞ i ¼ IB M by (29) .
To show that a function is not implementable with simple registers only, it suffices to show that it violates the precondition of Theorem 23, i.e., has no natural subfunction. 
This function specifies to copy a 2-bit input, allowing metastability to resolve to anything except MM. No circuit without masking registers implements f: f = 2 Fun S . The recipe to prove such a claim is: (1) For contradiction, assume f 2 Fun S , i.e., that f has some natural subfunction g f by Theorem 23. (2) By specification of f, the individual output bits of g can become metastable for input MM. 
THE POWER OF MASKING REGISTERS
As discussed in Section 6, circuits with masking registers are strictly more powerful than circuits restricted to simple registers. In this section, we show that they can also make a circuit significantly smaller. Let f : IB m ! IB n be a Boolean function. We propose a generic implementation of its metastable closure ½f M based on a Boolean implementation of f, i.e., a circuit disregarding metastability, but implementing f correctly for stable inputs.
First, recall that the implementation of ½f M without masking registers implied by Theorem 23 relies on covering all prime implicants of f. The number of prime implicants, however, can be exponential in m, resulting in a circuit that is exponentially larger than one which implements f and is oblivious to metastability. Worse, in [11] unconditional exponential lower bounds were shown on the size of combinational circuits implementing ½f M for functions f that allow for polynomially-sized circuit implementations. With one round of computation, a circuit in our model computes exactly the same function as its combinational logic, see Lemma 6 and, for a more detailed discussion, [30, Chapter 7] . As circuits without masking registers can be unrolled (Theorem 19), this implies exponential lower bounds on the product of circuit size and the number of rounds of computation for circuits without masking registers in our model. Recall also that masking registers make no difference if we use a single round of computation only, see Corollary 8.
Using masking registers and multiple rounds enables to break this hardness barrier. We propose a clocked implementation based on masking registers that requires only additive linear and logarithmic overheads in the gate count and depth of the combinational logic, respectively; the number of required rounds is 2m þ 1. Thus, this approach is provably exponentially more efficient than any solution without masking registers.
The idea underlying the proposed circuit is to make sufficiently many copies of the input so that the majority of copies is completely stable. As masking registers guarantee that their reads are stable in all but one round, 2m þ 1 such copies suffice. As the metastable closure guarantees a stable output only if all stabilizations of the input yield the same result (for a given output bit), either evaluating f for each of the stable copies yields the same resulting bit b 2 IB or arbitrary output is valid. In the former case, sorting (separately for each output bit) the 2m þ 1 computed bits with respect to the order 0 < M < 1 and returning the ðm þ 1Þth bit yields the correct output. This is exactly what a metastability-containing sorting network does, i.e., a circuit that implements the metastable closure of the sorting function. We discuss this in depth in Section 9, see Lemma 28. However, we only require to sort single bits here; hence simple AND and OR gates implement the ½min M and ½max M , respectively, enabling to directly use standard sorting networks with these gates implementing the 2-sort subcircuits.
n be a Boolean function and G a combinational logic DAG with f G ðxÞ ¼ fðxÞ for all x 2 IB m . Then there is a circuit C that implements ½f M in 2m þ 1 rounds that uses m masking registers, ð2m þ 1Þn simple local registers, and n simple output registers. The additive overhead in complexity w.r.t. G is Oðnm log mÞ in gate count and Oðlog mÞ in depth.
Proof Sketch. First suppose that n ¼ 1. We propose the following circuit C, which implements ½f M in 2m þ 1 rounds. C has m mask-0 registers I 1 ; . . . ; I m as input registers, 2m þ 1 simple local registers L 1 ; . . . ; L 2mþ1 , and one simple output register O. In the rth round, C performs the following operations:
It copies, for all 1 i 2m, the content of L i to L iþ1 . It reads the input registers, yielding x ðrÞ 2 Res M ðiÞ, where i is the input, and feeds the result into G, yielding f G ðx ðrÞ Þ, and stores it in L 1 . If feeds the values stored in L 1 ; . . . ; L 2mþ1 into a metastability-containing sorting network (for single bit inputs) and writes the median, i.e., the ðm þ 1Þth output bit of the sorting network, to O. We claim that C implements ½f M in 2m þ 1 rounds. First observe that if ½f M ðiÞ ¼ IB M , any output of C is feasible. Hence, suppose ½f M ðiÞ ¼ fbg for some b 2 IB in the following.
Recall that each masking register can be read as M at most once in any ð2m þ 1Þ-round execution, cf. Fig. 3b of the local registers L i hold the bit b after 2m þ 1 rounds. We claim that-after sorting-the ðm þ 1Þth bit is b and is copied to O. To see this, consider the closure ½s M of the (1-bit) sorting function s : IB m ! IB n . The ith output is 0 if there are at least i inputs that are 0, it is 1 if there are n À i À 1 inputs that are 1, and M otherwise-in the latter case, stabilizing all M inputs to either 0 or 1 would result in different values of output i, in the first two cases it would not. Hence, having at least m þ 1 of the registers L i hold value b implies that the ðm þ 1Þth output bit of the sorting network is b. We conclude that C behaves as claimed.
It remains to bound the number of additional gates and the increase in depth of the combinational logic. Using a pair of AND and OR gates as a 2-sort element and optimal sorting networks [31] , the sorting network contains Oðm log mÞ gates and has depth Oðlog mÞ. This completes the proof for the special case of n ¼ 1. To conclude the proof, we observe that the above construction directly generalizes to arbitrary n-Definition 24 allows us to treat the output bits independently.
t u
Observe that the above construction can be specialized to implementing ½f M only for inputs satisfying that at most k m bits in the input are metastable. In this case, it is sufficient to read the input 2k þ 1 times only, meaning that m is replaced by k in all of the above complexity bounds, i.e., the overheads become Oðnk log kÞ in the gate count and of Oðlog kÞ in depth. This is to be contrasted with the construction from [11] , which implements ½f M for inputs with at most k metastable bits without masking registers and in a single round, but at the cost of increasing the number of gates by a factor exceeding ne k À Á 2k , i.e., a multiplicative blowup in circuit size that is exponential in k.
COMPONENTS FOR CLOCK SYNCHRONIZATION
This section demonstrates the power of our techniques: We establish that a variety of metastability-containing components are a reality. Due to the machinery established in the previous sections, this is possible with simple checks (usually using Observation 25). The list of components is by no means complete, but already allows implementing a highly non-trivial application.
We are the first to demonstrate the implementability of the fault-tolerant clock synchronization algorithm by Lundelius Welch and Lynch [14] in hardware, with deterministic correctness guarantee, despite the unavoidable presence of metastable upsets. This algorithm is widely applied, e.g., applied in the Time-Triggered Protocol (TTP) [13] and in FlexRay [12] . While the software-hardware based implementations of TTP and FlexRay achieve a precision in the order of microseconds, higher operating frequencies ultimately require a pure hardware implementation. Recently, an implementation based on an FPGA has been presented by Kinali et al. [32] . All known implementations, however, synchronize potentially metastable inputs before computations-a technique that becomes less reliable with increasing operating frequencies, since less time is available for metastability resolution.
Moreover, classical bounds for the MTBF for metastable upsets assume a uniform distribution of input transitions; this is not guaranteed to be the case in clock synchronization, since the goal is to align clock ticks. Either way, synchronizers do not deterministically guarantee stabilization, and errors are bound to happen eventually when n clocks take nðn À 1Þ samples at, e.g., 1 GHz. Ever-increasing operating frequencies and the inevitability [1] of metastable upsets when measuring relative timing deviations lead us to a fundamental question: Does the unavoidable presence of metastable upsets pose a principal limit on the operating frequency? We show that this is not the case.
We prepare by arguing that the right encoding is crucial in Section 9.1 and present the algorithm and the required components in Section 9.2.
Encoding and Precision
An appropriate encoding is key to designing metastabilitycontaining arithmetic components. If, for example, a control bit u indicating whether to increase x ¼ 7 by 1 is metastable, and x is encoded in binary, the result must be a metastable superposition of 00111 and 01000, i.e., anything in Resð0MMMMÞ and thus an encoding of any number x 0 2 ½16-even after resolving metastability! The original uncertainty between 7 and 8 is massively amplified; a good encoding should contain the uncertainty imposed by u ¼ M.
Formally, a code is an injective function g : ½n ! IB k mapping a natural number x 2 ½n to its encoded representation. For y ¼ gðxÞ, we define g À1 ðyÞ :¼ x, and for sets X, gðXÞ :¼ fgðxÞ j x 2 Xg and g À1 ðXÞ :¼ fx j gðxÞ 2 Xg. In this work, we consider two encodings for input and output: TC and BRGC. For the 4-bit (unary) TC we use un : ½5 ! IB 4 with unð1Þ ¼ 0001 and un À1 ð0111Þ ¼ 3; un À1 ð0101Þ does not exist. BRGC, compare Fig. 8a , is represented by rgðxÞ, and is much more efficient, using only dlog 2 ne bits. In fact, rg : ½2 k ! IB k is bijective. We choose un and rg due to the property that in both encodings, for x 2 ½k À 1, gðxÞ and gðx þ 1Þ differ in a single bit only. This renders them suitable for metastability-containing operations. We revisit the above example with the metastable control bit u indicating whether to increase x ¼ 7 by 1. In BRGC, 7 is encoded as 00100 and 8 as 01100, so their metastable superposition resolves to Resð0M100Þ, i.e., only to 7 or 8. Since the original uncertainty was whether or not to increase x ¼ 7 by 1, the uncertainty is perfectly contained instead of amplified as above. We formalize the notion of the amount of uncertainty in a partially metastable code word:
i.e., if the largest possible difference between resolutions of x is bounded by p. The precision of x w.r.t. g is undefined if some y 2 ResðxÞ is no code word, which is not the case in our application.
Note that the arithmetic components presented below make heavy use of BRGC. This makes them more involved, but they are exponentially more efficient than their TC counterparts in terms of memory and avoid the amplification of uncertainties incurred by standard binary encoding. As a matter of fact, recently proposed efficient implementations for metastability-containing sorting networks [25] , [27] and metastability-containing TDC [26] use BRGC.
Algorithm and Components
Our core strategy is the separation of concerns outlined in Section 1 and Fig. 1 . The key is that the digital part of the circuit can become metastable, but that metastability is contained and ultimately translated into bounded fluctuations in the analog world, not contradicting Marino.
We propose an implementation for n clock synchronization nodes with at most f < n=3 faulty nodes, in which each node does the following.
Step 1: Analog to Digital. First, we step from the analog into the digital world: Delays between n À 1 remote pulses and the local pulse are measured with TDC. The measurement can be realized such that at most one of the output bits, accounting for the difference between x and x þ 1 ticks, becomes metastable, i.e., has precision-1.
TDC can be implemented using tapped delay lines or Vernier delay line TDC [33] , [34] , [35] ; see Fig. 9 : A line of delay elements is tapped in between each two consecutive elements, driving the data input port of initially enabled latches initialized to 0. The rising transition of the remote clock signal fed into the delay line input then passes through the line, and sequentially sets the latches to 1; the rising transition of the local clock signal is used to disable all latches at once. After that, the delay line's latches contain the time difference as unary TC. Choosing the propagation delays between the latches larger than their setup/hold times, we ensure that at most one bit is metastable, i.e., their status is of the form
The output is hence a precision-1 TC-encoded time difference.
A traditional implementation would use synchronizers on the TDC outputs. This delays the computation and encourages stabilization, but does not enforce it. However, clock synchronization cannot afford to wait. Furthermore, we prefer guaranteed correctness over a probabilistic statement: Four nodes, each sampling at 1 GHz, sample 1:2 Á 10 10 incoming clock pulses per second; synchronizers cannot provide sufficiently small error probabilities when allocating 1 ns or less for metastability resolution [4] .
Step 2: Encoding. We translate the time differences into BRGC, making storage and subsequent components much more efficient. The results are BRGC-encoded time differences with at most one metastable bit of precision-1.
With the example circuit in Fig. 8 , we show how precision-1 TC-encoded data can be efficiently translated into precision-1 BRGC-encoded data. Fig. 8b depicts the circuit that translates a 7-bit TC into a 3-bit BRGC; note that gate count and depth are optimal for a fan-in of 2. The circuit can be easily generalized to n-bit inputs, having a gate depth of blog 2 nc. While such translation circuits are well-known, it is important to check that the given circuit fulfills the required property of preserving precision-1: This holds as each input bit influences exactly one output bit, and, due to the nature of BRGC, this bit makes exactly the difference between rgðxÞ and rgðx þ 1Þ given a TC-encoded input of 1 x M0 7ÀxÀ1 . A more efficient way is to use a metastability-containing TDC which directly produces BRGC of precision-1; such a component is presented in [26] .
Step 3: Sorting Network. A sorting network selects the ðf þ 1Þth and ðn À fÞth largest remote-to-local clock differences (tolerating f faults requires to discard the smallest and largest f values).
This requires 2-sort building blocks that pick the minimum and maximum of two precision-1 BRGC-encoded inputs preserving precision-1, which can then be combined using well-known sorting networks [31] , [36] . We show that max (analogously min and hence a 2-sort) of two precision-1 k-bit BRGC numbers is implementable without masking registers, such that each output has precision-1. Observe that this is straightforward for TC-encoded inputs with bitwise AND and OR for min and max, respectively. We show, however, that this is possible for BRGC inputs as well; efficient implementations of the proposed 2-sort building blocks are presented in [25] , [27] . [25] , [27] and improved in [23] .
Step 4: Decoding and Digital to Analog. The BRGC-encoded ðf þ 1Þth and ðn À fÞth largest remote-to-local clock differences are translated back to TC-encoded numbers. This can be done preserving precision-1: A BRGC-encoded number of precision-1 has at most one metastable bit: For any upcount from (an encoding of) x 2 ½2 k À 1 to x þ 1, a single bit changes, which thus can become metastable if it has precision-1. It is possible to preserve this guarantee when converting to TC. Finally, we step back into the analog world, again without losing precision: The two values are used to control the local clock frequency via a Digitally Controlled Oscillator (DCO). However, the DCO design must be chosen with care. Designs that switch between inverter chains of different length to modify the frequency of a ring oscillator cannot be used, as metastable switches may occur exactly when a pulse passes. Instead, we use a ring oscillator whose frequency is controlled by analog effects such as changes in inverter load or bias current, see e.g., [37] , [38] , [39] . While the at most two metastable control bits may dynamically change the load of two inverters, this has a limited effect on the overall frequency change and does not lead to glitches within the ring oscillator.
Carefully note that this gives a guaranteed end-to-end uncertainty of a single bit through all digital computations.
CONCLUSION
No digital circuit can reliably avoid, detect, or resolve metastable upsets [1] . So far, the only known counter strategy has been to use synchronizers-trading time for an increased probability of resolving metastability. We propose a fundamentally different method: It is possible to design efficient digital circuits that tolerate a certain degree of metastability in the input. This technique features critical advantages:
(1) Where synchronizers decrease the odds of failure, our techniques provide deterministic guarantees. A synchronizer may or may not stabilize in the allotted time frame. Our model, on the other hand, guarantees to return one of a specific set of known valueslike the metastable closure, but this depends on the application-without relying on probabilities. (2) Our approach avoids synchronization delay and, in principle, allows higher operating frequencies. If the required functions can be implemented in a metastability-containing way, there is no need to use a synchronizer, i.e., to wait a fixed amount of clock cycles before starting the computation. (3) Even if metastability needs to be resolved eventually, one can still save time by allowing for stabilization during the metastability-containing computations.
In light of these properties, we expect our techniques to prove useful for a variety of applications, especially in time-and mission-critical scenarios. As a consequence of our techniques, we are the first to establish the implementability of the fault-tolerant clock synchronization algorithm by Lundelius Welch and Lynch [14] with a deterministic correctness guarantee, despite the unavoidable presence of metastable upsets.
Furthermore, we fully classify the functions computable with circuits restricted to standard registers. Finally, we show that circuits with masking registers become computationally more powerful with each round, resulting in a nontrivial hierarchy of computable functions.
Future Work. In this work, we focus on computability under metastable inputs. There are many open questions regarding circuit complexity in our model of computation. It is of interest to reduce the gate complexity and latency of circuits, as well as to determine the complexity overhead of metastability-containment in general. While [11] proved the existence of functions with exponential overhead in case of simple registers, efficient circuits have been obtained for sorting networks [25] , [27] , a TDC that directly produces precision-1 BRGC [26] , and network-on-chip routers [10] .
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